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Abstract—The basic Zero-Voltage Switching (ZVS) three-level
DC-DC converter has one clamping capacitor to realize the ZVS
of the switches, and two clamping diodes to clamp the voltage of
the clamping capacitor. In order to reduce the reverse recovery
loss of the diode as well as its cost, this paper proposes to remove
one of the clamping diodes in basic ZVS three-level DC-DC
converter. With less components, the proposed converter can still
have a stable clamping capacitor voltage, which is clamped at
half of the dc link voltage. Moreover, the ZVS performance will
be influenced by removing the clamping diode. But as long as the
clamping capacitor is properly selected, the degradation of the
ZVS performance can be neglected. The impact of the clamping
capacitor on the ZVS performance is mathematically analyzed
as well.
I. INTRODUCTION
Three-level (TL) DC-DC converter was first proposed
around 1992 for medium voltage application [1, 2], where the
basic topology has two clamping diodes. The clamping diodes
can clamp the voltage of the switches at half of the dc bus
votlage (Vin) as a maximum value, so the voltage stress of
the switches is only half of Vin. But with only two clamping
diodes, the switche voltage can only be discharged to Vin4 by
resonance with the leakage inductance of the tansformer during
turn on transient, which means Vin4 on the output capacitor
of the switches will be discharged by hard switching. Then,
a clamping capacitor was introduced by Canales to decouple
the affect between the inner and outer switches [3], as shown
in Fig. 1(a). Because the clamping capacitor has much larger
capacitance than the output capacitors of the switches, one of
the switch voltage will be clamped at Vin2 and the voltage of
the other one can be discharged to zero by resonance with
the leakage inducance. Then, the classical Phase Shift Control
(PSC) can be applied into the converter just like the phase
shift full bridge converter. After that, a lot of efforts have been
made to improve the efficiency of the converter, and the main
idea is to realize zero current switching (ZCS) in the lagging
switches [4–9]. However, all the methods for ZCS need extra
components to be added to the converter, which may introduce
higher cost, complexity, and failure rate.
Additionally, research effort has also been made to the
reliability aspect of the ZVS TL DC-DC converter. The two
clamping diodes are removed from the converter in [10], and
meanwhile the ZVS feature is still retained. Nevertheless, due
to the lack of the clamping diodes, the flying capacitor voltage
cannot be passively clamped to Vin2 and a feedback control is
needed to maintain its value. Thus, an extra isolated voltage
sensor is necessary, which will introduce higher cost to the
system. Instead, this paper proposes to remove only one of the
clamping diodes, and retain the other one to passively clamp
the voltage of the clamping capacitor. Therefore, no feedback
control or voltage sensor is needed for the voltage balancing
of the clamping capacitor. Moreover, with less components,
the proposed converter can still retain the ZVS performance
as long as the clamping capacitor is properly selected. The
impact of the clamping capacitor on the ZVS performance is
mathematically analyzed.
II. OPERATION PRINCIPLE
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Fig. 1. (a) the basic ZVS TL DC-DC converter [3] (b) the proposed ZVS
TL DC-DC converter.
The proposed ZVS TL DC-DC converter is shown in
Fig 1(b), which is composed of power devices Q1 ∼ Q4
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Fig. 2. Principle waveforms of the proposed converter.
with anti-parallel diodes D1 ∼ D4 and parasitic output
capacitors C1 ∼ C4, clamping diode D5, clamping capacitor
Css, dividing capacitors Cd1 and Cd2, transformer Tr, and
leakage inductance Lr. Besides, ip is the transformer current
of the primary winding, vcss is the voltage of Css, and vs
is the transformer voltage on secondary side. Compared with
the basic ZVS TL DC-DC converter shown in Fig. 1(a),
the clamping diode D6 is removed. In order to simplify the
analysis, the secondary side of the transformer is not shown
here, because it has no difference between the basic and the
proposed converters.
The principle waveforms of the proposed converter are
shown in Fig. 2. As seen, the phase shift modulation is
employed, which divides a switching cycle into eight patterns,
and the equivalent circuits in each pattern are shown in Fig.
3. The switch patterns are the same between the basic and
proposed topologies except patterns (g) and (h). In pattern (g),
the current is supposed to freewheel through Q3 and D6 as a
zero pattern in the basic topology. But because D6 is removed
in the proposed topology, the current will circulate through Q3,
Css, Q1, and Cd1. Despite, this pattern is still a zero pattern,
because the voltage of Css approximates to
Vin
2 and thereby
the VAB is still close to zero. In pattern (h), Css is supposed
to be clamped by Q1, D6, and Cd1 in the basic topology,
while in the proposed topology, Css will be discharged for
the freewheeling of the leakage inductance current. Overall,
the charging of Css only happens during t2 ∼ t3, where the
voltage of Css is clamped to
Vin
2 by D5 and Q4. While in other
patterns, Css is only discharged, thus its voltage is passively
kept at Vin2 with a negative variation ΔVcss.
Soft-switching of Q1 ∼ Q4 is another crucial factor to
measure performace of the proposed converter. Actually, the
function of the two clamping diodes is to clamp the maximum
voltage of Q1 ∼ Q4 to Vin2 , which has no direct impact
on the switching performance. So as long as the clamping
capacitor Css has a constant voltage
Vin
2 , the switching per-
formance of Q1 ∼ Q4 will be the same between the basic
and proposed converters. But as analyzed above, due to the
charging/discharging, Css will have a minus variation ΔV . As
a result, in pattern [t1, t2] the output capacitor C4 of Q4 can
not be discharged to zero. Because VC4+Vcss will be clamped
to Vin2 by D5 and Cd2, VC4 can only decrease to |ΔVcss| by
the resonance with the leakage inductance. While the ZVS of
Q1, Q2 and Q3 will not be influenced, because there is no
diode clamping during the discharging of C1, C2, and C3, as
shown in pattern [t5, t6], [t7, t8], and [t3, t4], respectively.
III. THEROTICAL ANALYSIS
The voltage variation of Css could affect the soft swithing
performance of Q4, which is therefore analyzed as following.
The charging of Css only happens in pattern (b), and the
voltage of Css is clamped at
Vin
2 . The discharging happens
in four patterns [t1, t2], [t5, t6], [t6, t7] and [t7, t8]. The
equivalent circuits of the three patterns are redrawn in a
simplier way as shown in Fig. 4 (a), (b), (c) and (d).
In pattern [t1, t2], Css is paralleled with C3. Because
Css  C3, the charging of C3 can be neglected. Thus the
amount of discharge in Css equals to C4. Since the voltage
of C4 is dischaged from
Vin
2 to 0 in this pattern, the voltage
reduction in this pattern can be obtained as,
ΔVcss,1 =
Coss ∗ Vin2
Css
(1)
where Coss is the value of the output capacitors C1 ∼ C4.
Actually, because Css  C4 and C3 ≈ C4, the discharging
current of Css approximately equals to
ip
2 , assuming ip would
not have big variation in this short duration in zero pattern.
Then the voltage reduction in this pattern can also be derived
as,
ΔVcss,1 =
IH
2 ∗ (t2 − t1)
Css
=
IH ∗ (t2 − t1)
2 ∗ Css (2)
where IH is the larger peak value of ip, as shown in Fig. 2.
In pattern [t5, t6], Css is paralleled with C2, which is
similar to the circuit in pattern [t1, t2]. Thus, the discharging
current of Css approximately equals to
ip
2 . Similarly, ip would
have negligible variation in this short duration in zero pattern.
Then, the voltage reduction in this pattern can be obtained as,
ΔVcss,2 =
(IH + IL) ∗ (t6 − t5)
4 ∗ Css (3)
where IL is the lower peak value of ip.
In pattern [t6, t7], C4 is clamped by Css, the diode and
the dc bus voltage. Thus, the charging current of C4 can
be neglected, and thereby the discharging current of Css
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Fig. 3. Equivalent circuits in each pattern according to Fig. 2.
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t8] to illustrate the discharging of Css.
approximates to ip. The voltage reduction in this pattern can
be obtained as,
ΔVcss,3 =
IH+IL
2 ∗ (t7 − t6)
Css
(4)
It is easy to obtain,
t7 − t6 ≈ (1−D)T
2
(5)
where D is the duty cycle and T is the switching period of
the converter. Subtituting (5) into (4), then (6) is obtained.
ΔVcss,3 =
(IH + IL) ∗ (1−D)T
4 ∗ Css (6)
In pattern [t7, t8], ip is shared by C2 and C3. Because
C2 = C3 and the summation of their voltage is clamped
by Css, thus the discharging current of C2 equals to
ip
2 .
Meanwhile, the C4 is clamped by the dc bus voltage and Css,
so the charging current of C4 can be neglected, which means
the charging current of Cd1 approximately equals to ip. Then
according to Kirchhoff’s current law, the discharging current
of Css approximates to
ip
2 . Besides, ip will decreases from
IL to 0. Thus, the voltage reduction in this pattern can be
approximately calculated as,
ΔVcss,4 =
IL
4 ∗ (t8 − t7)
Css
=
IL ∗ (t8 − t7)
4 ∗ Css (7)
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Fig. 5. ΔVcss vs Po results to show the ZVS performance of the proposed
converter at (a) full load (b) 20 % load.
Because (1−D)T  (t2−t1), (t6−t5), (t8−t7), therefore,
the total voltage variation can be obtained as,
ΔVcss ≈ ΔVcss,3 = (IH + IL) ∗ (1−D)T
4 ∗ Css (8)
Assuming the ripple of the output current is zero, (9) can
be obtained.
IH = IL =
Io
n
(9)
where Io is the output current and n is the turns ratio of
the transformer. Considering the loss of duty cycle during the
leakage inductance current commutation, the duty cycle can
be calculated as,
D =
Vo ∗ n
Vin/2
+
Lr ∗ 2∗Ion
Vin/2 ∗ T/2 (10)
where Vo is the output voltage. Besides, the output power can
be easily expressed as,
Po = Vo ∗ io (11)
Substituting (9),(10), and (11) into (8), it results in,
ΔVcss ≈ n ∗ Io ∗ Vin ∗ T
2 − 2 ∗ n2 ∗ Po ∗ T 2 − 8 ∗ Lr ∗ Io2 ∗ T
2 ∗ n2 ∗ Vin ∗ Css ∗ T
(12)
Thus, the voltage variation of Css can be affected by the
load, switching period, turn ratio of the transformer, leakage
inductance, and capacitance of Css. ΔVcss as a function of Po
is shown in Fig. 5, where the conditions are listed in the figure
and the arrow points to the direction of the Css increasing. As
seen, ΔVcss will increase as Po increases but decrease as Css
increases. In the condition listed in the figure, ΔVcss will be
0.5 V as a maximum value when the power is 1.5 kW and
Css = 10uF , where the turn on loss of Q4 is expected to be
very small.
IV. SIMULATION RESULTS
Simulation results are obtained to verify the feasibility of
the proposed converter and the theoretical analysis, where the
secondary side of the transformer is a full bridge diode rectifier
with LC filter. The parameters are listed in Table I.
TABLE I. PARAMETERS USED FOR SIMULATIONS.
Parameters Values
Nominal power 1500 W
DC bus voltage Vin 800 V
Output voltage vo 48 V
Turn ratio of the transformer 6:1
Leakage inductance Lr 20 μH
Switching frequency fs 100 kHz
Capacitance of Css 10 μF
Output filter inductor Lo 5 μH
Output filter capacitor Co 1000 μF
As seen in Fig.6, the clamping capacitor Css is passively
clamped at 400 V with a voltage varation 0.5 V, which matches
with the mathematical derivation in Section III as shown in
Fig. 5. Besides, the ZVS switching performance of Q1 does
not degrade, while that of Q4 changes as illustrated later.
The zoomed figures of Q1 and Q4 in their turn on transient
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Fig. 6. Simulated results to show the voltage variation of the Css and ZVS
performance of Q1 and Q4 in the proposed converter.
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Fig. 7. Impact of the Css on the ZVS performance of (a) Q1 and (b) Q4
in proposed converter.
are shown in Fig. 7, where two cases with different Css
are taken for comparison. Fig. 7(a) indicates that the ZVS
performance of Q1 will not degrade although D6 is removed.
Fig. 7(b) however illustates that the capacitance of Css affects
the ZVS performance of Q4 relatively significantly. Due to the
clamping of Q5, the output capacitor of Q4 will retain ΔVcss
after resonance with the leakage inductance during the turn
on transient. Then this amount of voltage will be discharged
by hard switching. As analyzed in Section III, a smaller Css
will lead to larger ΔVcss, thus a larger discharging current is
observed in the bottom subfigure of Fig. 7(b). Despite, in the
condition listed in Table I, a 10 μF Css can ensure a low
ΔVcss of 0.5 V, so the hard switching of Q4 at this voltage
level can be neglected.
V. CONCLUSIONS
A new ZVS three-level DC-DC converter is proposed,
which has a reduced number of clamping diodes compared
with the classical topology. So the cost and power loss due
to the reverse recovery of the diode are expected to be lower,
and the reliability of the converter is expected to be improved.
Although one diode is removed, the proposed converter can
still have the clamping capacitor votlage passively clamped at
half of the dc bus votlage. Moreover, the proposed converter
retains the ZVS performance as the classical topology by
properly sizing the clamping capacitor. The impact of the
clamping capacitor on the ZVS performance is mathematically
analyzed. The feasibility of the proposed converter is verified
by a case study of 1.5 kW three-level converter.
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